This listing of claims will replace all prior versions and listings of claims in the application.

Listing of Claims

1.-2. (Cancelled)

- 3. (Currently amended) The method of claim [[1]]35 wherein a first element has a first concentration, a second element has a second concentration, and each of the first and second concentrations is at least 5%.
- 4. (Currently amended) The method of claim [[1]]35 wherein the initial compositional variation varies periodically within the semiconductor layer in a direction perpendicular to a semiconductor layer deposition direction.
- 5. (Original) The method of claim 4 wherein the compositional variation defines a column within the semiconductor layer, the column having a width and a period.
- 6. (Original) The method of claim 5 wherein the columnar period is less than approximately 2000 nanometers.
- 7. (Original) The method of claim 6 wherein the columnar period is less than approximately 1000 nanometers.
- 8. (Original) The method of claim 5 wherein the semiconductor layer is annealed at an annealing temperature sufficient to diffuse at least one of the two elements through a diffusion length at least equal to a quarter of the columnar period.
- 9. (Original) The method of claim 5 wherein the semiconductor layer is annealed for a duration sufficient to diffuse at least one of the two elements through a diffusion length at least equal to a quarter of the columnar period.
- 10. (Currently amended) The method of claim [[1]]35 wherein the initial compositional variation varies in a direction parallel to a semiconductor layer deposition direction and defines a superlattice having a periodicity.

Amendment and Response U.S. Serial No. 10/765,372 Page 3 of 9

- 11. (Original) The method of claim 10 wherein the superlattice periodicity is less than approximately 100 nanometers.
- 12. (Original) The method of claim 11 wherein the superlattice periodicity is less than approximately 50 nanometers.
- 13. (Original) The method of claim 12 wherein the superlattice periodicity is less than approximately 10 nanometers.
- 14. (Original) The method of claim 10 wherein the semiconductor layer is annealed at an annealing temperature sufficient to diffuse at least one of the two elements through a diffusion length at least equal to a quarter-period of the superlattice.
- 15. (Original) The method of claim 10 wherein the semiconductor layer is annealed for a duration sufficient to diffuse at least one of the two elements through a diffusion length at least equal to a quarter-period of the superlattice.
- 16.-20. (Cancelled)
- 21. (Currently amended) The method of claim [[1]]35 wherein one of the at least two elements comprises silicon.
- 22. (Currently amended) The method of claim [[1]]35 wherein one of the at least two elements comprises germanium.
- 23. (Cancelled)
- 24. (Currently amended) The method of claim [[23]]35 wherein the top surface of the semiconductor layer is planarized before the semiconductor layer is annealed.
- 25. (Currently amended) The method of claim [[23]]35 wherein the top surface of the semiconductor layer is planarized while the semiconductor layer is annealed.
- 26. (Cancelled)

Amendment and Response U.S. Serial No. 10/765,372 Page 4 of 9

- 27. (Currently amended) The method of claim [[23]]35 wherein planarizing comprises at least one of chemical-mechanical polishing, plasma planarization, wet chemical etching, gasphase chemical etching, oxidation followed by stripping, and cluster ion beam planarization.
- 28. (Original) The method of claim 27 wherein chemical-mechanical polishing comprises a first and a second step and the semiconductor layer is annealed between the first and the second chemical-mechanical polishing steps.
- 29. (Original) The method of claim 27 wherein chemical-mechanical polishing comprises a first and a second step and the semiconductor layer is annealed before the first chemical-mechanical polishing step.
- 30. (Previously presented) The method of claim 27 wherein planarizing comprises a high temperature step and the semiconductor layer is annealed during the high temperature planarization step.
- 31. 32. (Cancelled)
- 33. (Currently amended) The method of claim [[32]]35 wherein the second layer comprises a material having a lattice constant substantially equal to a lattice constant of the semiconductor layer.
- 34. (Currently amended) The method of claim [[32]]35 wherein the second layer comprises a material having a lattice constant substantially different from a lattice constant of the semiconductor layer.
- 35. (Previously presented) A method for forming a semiconductor substrate, the method comprising:

providing a substrate;

forming a semiconductor layer over a top surface of the substrate, the semiconductor layer including at least two elements, the elements being distributed to define an initial compositional variation within the semiconductor layer;

annealing the semiconductor layer to reduce the initial compositional variation; planarizing a top surface of the semiconductor layer;

forming a second layer over the semiconductor layer subsequent to planarizing the top surface of the semiconductor layer;

bonding a top surface of the second layer to a wafer; and removing at least a portion of the substrate,

wherein at least a portion of the second layer remains bonded to the wafer after the portion of the substrate is removed.

36. - 44. (Cancelled)

45. (Previously presented) A method for forming a semiconductor structure, the method comprising:

providing a substrate;

selecting a first plurality of parameters suitable for forming a semiconductor layer over a top surface of the substrate, the semiconductor layer including at least two elements, the elements being distributed to define a compositional variation within the semiconductor layer;

forming the semiconductor layer having a haze; and planarizing the semiconductor layer to remove the haze, wherein the haze comprises a fine-scale roughness wavelength of <1 micrometer.

- 46. (Original) The method of claim 45 wherein forming the semiconductor layer comprises forming a lower portion including a superlattice and forming an upper portion over the lower portion, the upper portion being substantially free of a superlattice.
- 47. (Original) The method of claim 45 wherein the first plurality of parameters comprises at least one parameter selected from the group consisting of temperature, precursor, growth rate, and pressure.
- 48. (Original) The method of claim 45, further comprising: cleaning the semiconductor layer after planarizing, wherein the semiconductor layer remains substantially haze-free after cleaning.
- 49. (Original) The method of claim 45, further comprising: selecting a second plurality of parameters suitable for forming a substantially haze-free regrowth layer over the semiconductor layer, the semiconductor layer including at least two

Amendment and Response U.S. Serial No. 10/765,372 Page 6 of 9

elements, the elements being distributed to define a compositional variation within the semiconductor layer; and

forming the substantially haze-free regrowth layer.

- 50. (Original) The method of claim 49 wherein the first plurality of parameters comprises a first temperature, the second plurality of parameters comprises a second temperature, and the first temperature is higher than the second temperature.
- 51. (Original) The method of claim 49 wherein the first plurality of parameters comprises a first growth rate, the second plurality of parameters comprises a second growth rate, and the first growth rate is higher than the second growth rate.
- 52. (Original) The method of claim 49 wherein forming the regrowth layer comprises forming a lower portion including a superlattice and forming an upper portion over the lower portion, the upper portion being substantially free of a superlattice.
- 53. 79. (Cancelled)
- 80. (Previously presented) The method of claim 45, wherein after planarization, a top surface of the semiconductor layer has a roughness root-mean-square of less than 5 angstroms in a scan area of 40 μ m \times 40 μ m.
- 81. (Previously presented) The method of claim 80, wherein after planarization, the semiconductor layer top surface has a roughness root-mean-square of less than 1 angstrom in a scan area of 40 μ m \times 40 μ m.